Boston (and Beyond) Area Architecture Workshop (BARC)

Cross-layer Codesign for Resilient Hardware



Xinfei Guo, Ph.D. U of Virginia & NVIDIA Corporation Westborough, MA

Jan 29th, 2021


xfguo@ieee.org www.xinfeiguo.com


Outline

- Why?
- What?
- How?
- Now what?


Starting from Transistors – Aging/Wearout

- Time-dependent device degradations
 - Transistors (P/NMOS)
 - Metal layers (Interconnect, PDN)





Back to applications – lifetime is critical!



- Longer expected lifetime
- Extreme environmental conditions
- Longer run time (higher utilization)
- Higher susceptibility to aging
- Replacement costs

• ...

4



Why do we care about aging now?

Reliability threat!

- Permanent errors
- Shorten lifetime
- Worsen metrics such as performance, power and area
- Getting worse with technology scaling!
 - $\hfill\square$ Increased power density \rightarrow Heat
 - Increased effective electrical field
 - \rightarrow More stress
 - More components → Require lower single failure rate
 - Advanced nodes → New stress and issues: e.g. self-heating

Wire broke due to EM






Figure: [N. Cheung et al., UC Berkeley]



A cross-layer effect

- Device level
 - Threshold voltage Vth increase (BTI)
 - Resistance increase (EM)
- Circuit level
 - Performance degradation
 - Timing failures
 - Leakage power
- Architecture level
 - Failures
 - Errors
- System level
 - MTTF



Traditional solutions

Adding Margins

- Over-estimation
- Under-estimation
- Uncertain operation conditions
- e.g. 10% for a 3-year lifetime constraint

Adapting

(Sensing + Actuation)

- The worst case is getting worse
- Aging is unchecked
- Tracking power (over 10 sensors per partition)


Passive Recovery (More idle time)

- Very slow
- Unpredictable
- Permanent part will keep accumulating

Single-layer solution is not adequate to deal with aging any more as it is becoming a bottleneck!

Introducing Accelerated Self-Healing


- Fact Aging is *partially* recoverable under *passive recovery, but it is very slow.*
- Key Idea: Reverse the directions of aging and enable active Recovery




Accelerated Self-Healing


Key Idea: Recover by reversing the directions of Aging

BTI Accelerated Self-Healing




Experiments for demonstration






40nm FPGA

EM Test Setup



	Technology	180nm	
	Material	Copper	
	Thickness	0.8um	
	Length	2.673mm	
	Width	1.57um	
1	Resistance (@rt)	35.76Ω	
25			




On-chip Metal Wires

Measurement results summary


- Recovery from aging can be made active and be accelerated, even the irreversible component can be fully eliminated or avoided through various techniques such as higher temperatures, negative voltages, active vs. sleep ratio ...
- What does this mean for chip designers and architects?

A: Cross-layer Accelerated Self-Healing




Implication – Metric Improvements


- □ >60x reduction of necessary margin for all cases
- The average performance is close to the fresh during the whole lifetime
- Both metrics don't scale with the increase of the lifetime constraint



Cross-layer Accelerated Self-Healing



Circuit Components for Self-Healing



BARC 2021


Costs

- Area \downarrow Power \downarrow Extra Heat \downarrow
 - Optimal ways of distributing circuit IPs in a large system
 - Avoid unwanted heat
 - Trigger only when necessary

Design Name	Leakage Power	Dynamic Power	Area	Performance
Neg. Voltage Generator	68.85nW	64.47uW	4300um ²	>66.7MHz
On-Chip Heater	16.8nW	75uW	16um ²	-
Multi-mode Recovery Circuit	-	-	58.24um ²	Wakeup time ~170ns

Are there any other opportunities beyond circuit level?


Architectural Simulation Framework for Architecture Level Exploration – "OldSpot"



https://github.com/hplp/oldspot

Unit-level Accelerated Self-Healing


- Goal
 - Less area and power overhead
- Solution
 - Placing self-healing IPs only for aging-critical units



18


Utilize Intrinsic Heat


- Goal
 - Avoid power overhead for generating extra heat
- Solution
 - Take advantage of dark silicon or core redundancy
 - Utilize intrinsic sleep behaviors




Scheduling for Recovery

Goal









Application-dependent Scheduling

Putting it All Together: CLASH - Cross-layer Accelerated Self-Healing System



CLASH System – Hardware view



What is the key benefit of doing cross-layer codesign here?

Before...

- Margin (e.g. **10 20 %**)
- Track and Adaptation (Track during the entire lifetime)
- Passive recovery (<20% recovery percentage)

Constraints (Close to data center or IoT application cases)

- 10 year lifetime constraint
- Under DC stress
- Operating at room temperature
- Nominal Vdd

© Xinfei Guo | Confidential

Accelerated Self-Healing

- Margin (0.21%)
- Only track the reversible part (~ 8X tracking power reduction)
- As high as 100% recovery rate
- Cross-layer implementation
 minimizes the cost
- Recovery-driven design method

Sleep for rejuvenating and healing neurons?


I atest issues	CIENTIFIC MERICAN _® Cart O Sign In Stay
tavirus the sciences mind health Read	We are just starting to investigate an additional benefit of artificial sleep in our simulations. Often, a few neurons in a simulated network fail to
Lack of Sleep	function at all when a simulation is started. We have found that applying artificial sleep states seems to reset idle neurons to ensure they become functioning components in the network.

Some types of artificial intelligence could start to hallucinate if they don't get enough rest, just as humans do

By Garrett Kenyon on December 5, 2020


Key takeaways

- Device level behaviors will have a lasting impact to all upper layers
- Cross-layer codesign is an essential way of enlarging the search space
- Challenges co-exist with opportunities
 - Infrastructures
 - Transparency
 - Design cycle
 - ...



References

- 1. X. Guo, W. Burleson, M. Stan, "Modeling and Experimental Demonstration of Accelerated Self-Healing Techniques," ACM/IEEE Design Automation Conference (DAC), 2014.
- 2. X. Guo, M. Stan, "Work hard, sleep well Avoid irreversible IC wearout with proactive rejuvenation," ACM/IEEE Asia and South Pacific Design Automation Conference (ASP-DAC), 2016.
- 3. X. Guo, M. Stan, "Deep Healing: Ease the BTI and EM Wearout Crisis by Activating Recovery," International Conference on Dependable Systems and Networks (DSN), 2017.
- 4. X. Guo, M. Stan, "Implications of Accelerated Self-Healing as a Key Design Knob for Cross-Layer Resilience", INTEGRATION, the VLSI journal (VLSI), vol. 56, pp. 167-180, 2017.
- 5. A. Roelke, X. Guo, M. Stan, "OldSpot: A Pre-RTL Model for Aging and Lifetime Optimization," ICCD, 2018.
- 6. X. Guo, V. Verma, P. Guerrero, M. Stan, "When things get older Exploring Circuit Aging in IoT Applications," International Symposium on Quality Electronic Design (ISQED), 2018.
- X. Guo, M. Stan, "Circadian Rhythms for Future Resilient Electronic Systems -- Accelerated Active Self-Healing for Integrated Circuits", Springer, 2020.



Stay Safe and Healthy!



xfguo@ieee.org